



HX3690Q Data Sheet v1.0

Product Definition

HX3690Q is an ultra-low power, high performance optical sensor for Wearable, Heart-Rate Monitor and Bio-sensor.

Description

HX3690Q is an ultra-low power, high performance optical sensor with I2C interface for Wearable, Heart-Rate Monitor and Bio-sensor. HX3690Q integrates a transmitter and a receiver. The receiver has an offset IDAC and a high-resolution ADC. The transmitter has three LED driver ports sharing a 8bit current driver. Both transmitting and receiving path have very high dynamic range, which is desirable to process small PPG signals.

Features

Accurate, Continuous Heart-Rate Monitoring:

1. Better than 100-dB dynamic range for accurate heart-rate detection
2. Support four phase data in each conversion period
3. Low power for continuous operation on a wearable device with a typical value:
20 μ A for an LED, 45 μ A for the Receiver

@ FS=25Hz, LED on time = 32 μ S, LED driver = 25mA

Transmitter:

1. 8-Bit programmable LED current to 200 mA
2. Programmable LED on time from 8 μ s to 1024 μ s
3. Support 3 LEDs for optimized SpO₂, HRM, and off-wrist detection
4. Ultra-low current of 20 μ A is adequate for a typical heart-rate monitoring scenario:
@ FS=25Hz, LED on time = 32 μ S, LED driver = 25mA

Receiver:

1. 21-Bit representation of the current Input from a photodiode in unipolar straight binary format
2. Individual DC offset subtraction IDAC (Up to $\pm 64\mu$ A) at TIA input for each phase
3. Integrator gain adjustment tia. range 10K to 1M.
4. Software sleep mode: approximately 1.5 μ A current

Pulse Frequency: 1 SPS to 1000 SPS

FIFO With 64-Sample Depth

I2C Interface

Operating Temperature Range: -20 $^{\circ}$ C to 85 $^{\circ}$ C

Supplies:

1. TX_SUP = 3.0 V~5.25 V
2. VDDA = 2.7 V~3.6 V
3. IO_SUP = 1.8 V~VDDA

Applications

1. Optical Heart-Rate Monitoring (HRM)
2. Heart-Rate Variability (HRV)
3. Pulse Oximetry (SpO₂) Measurements
4. Maximum Oxygen Consumption (VO₂ Max)

PKG Information

3.0 $\times$ 3.0 $\times$ 0.55mm QFN16




Figure 1. Simplified Block Diagram

*Disclaimer:

Information furnished by TYHX is believed to be accurate and reliable. However, no responsibility is assumed by TYHX for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TYHX.

Version 1.0 | 18 June 2020 | HX3690Q-EN

NJ.TYHX : <http://www.tianyihexin.com>

All rights reserved. Any portion in this paper shall not be reproduced, copied or transformed to any other forms without permission




CONTENTS

HX3690Q Data Sheet v1.0	1
Product Definition	1
Description	1
Features	1
Applications	1
PKG Information	1
Pin Configuration	4
PIN List	4
Specifications	5
Absolute Maximum Rating($T_a=25^{\circ}\text{C}$, unless otherwise specified)	5
Recommended Operating Conditions	5
ESD Ratings	5
Electrical Characteristics	5
Typical Characteristics	7
Typical Characteristics(continued)	8
Detailed Description	9
Overview	9
Functional Block Diagram	9
Digital State Machine Diagram	9
TIA or Integrator	10
TIA or Integrator Setting	10
Offset IDAC	10
LED Driver	11
Analog-to-Digital Converter (ADC)	11
Digital Interface	12
I2C Data format	12
I2C Electrical Characteristics	13
I2C Timing	14



Registers	15
Registers List	15
Register Description	16
Application Information	24
Reference Schematic	24
Package Information	25
Mechanical Dimension	25
Recommended PCB Pad Layout	26
Soldering Information	26
Carrier Drawing	27

TYHX CONFIDENTIAL

**Pin Configuration****Figure 2. HX3690Q Top View Pin Configuration****PIN List****Table 1 HX3690Q PIN list**

Pin	Name	Type	Description
1	LDR2	A	LED driver2, up to 200Ma
2	LDR3	A	LED driver3, up to 200Ma
3	TX_VSS	A	Power supply ground for LED drivers
4	TX_SUP	A	Power supply for LED drivers
5	VDDA18	A	Internal 1.8V LDO output, need 10uf capacitor to GND
6	IO_SUP	A	Digital IO power supply
7	I2C_SCL	D	Clock signal for I ² C serial data
8	I2C_SDA	D	Serial data I/O for I ² C
9	INT	D	Interrupt output, selectable open drain(default) or cmos
10	RX_VSS	A	Power supply ground
11	PD2_P	A	External photo diode anode input pin
12	PD2_N	A	External photo diode cathode input pin
13	VDDA	A	Power supply voltage
14	PD1_P	A	External photo diode anode input pin
15	PD1_N	A	External photo diode cathode input pin
16	LDR1	A	LED driver1, up to 200Ma

**Specifications****Absolute Maximum Rating**($T_a=25^{\circ}\text{C}$, unless otherwise specified)

Parameter	Min	Max	Unit
VDDA to VSS	-0.3	4	V
Analog inputs	VDDA – 0.3	VDDA + 0.3	V
Digital inputs	VDDA – 0.3	VDDA + 0.3	V
Input current to any pin except supply pins		± 7	mA
Operating temperature range	-20	85	$^{\circ}\text{C}$
Maximum junction temperature		125	$^{\circ}\text{C}$

Recommended Operating Conditions

	Min	Max	Unit
VDDA	2.7	3.6	V
TX_SUP	3.0	5.25	V
IO_SUP	1.8	VDDA	V
Supply voltage accuracy		± 5	%
Specified temperature range	-20	85	$^{\circ}\text{C}$
Maximum junction temperature		125	

ESD Ratings

		Value	Unit
V(esd) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001	± 2000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101	± 250	

Electrical Characteristics

Minimum and maximum specifications are at $T_A = -20^{\circ}\text{C}$ to 85°C , typical specifications are at 25°C . VDDA=3.3V, TX_SUP= 4V, 25Hz date output rate, LED driver current 25mA, led on time= 32uS, 32KHz and 4MHz internal clock, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PULSE REPETITION FREQUENCY					
PRF		1		1000	SPS
RECEIVER					
Offset cancellation DAC current range	7-bit IDAC	- 64		64	uA
Offset cancellation DAC current step			31.25		nA
Integrator gain setting (Cint)	3 bit control	10K		1M	
TRANSMITTER					
LED current range	6 bit control	0		200	mA
LED on time	8 bit control	0		1024	uS
CLK (Internal 4MHz Oscillator , used to generate ADC timing)					
Frequency			4		MHz
Accuracy	Room temperature		$\pm 1\%$		
CLK (Internal 32KHz Oscillator , used to generate PRF and INT timing)					
Frequency			32		KHz
Accuracy	Room temperature		$\pm 1\%$		
I2C INTERFACE					
Maximum clock speed			800		KHz
I2C slave address			0x44(7bit)		HEX
PERFORMANCE					
Receiver DR(dynamic range)			104		dB
Transmitter DR(dynamic range)			92		dB



CURRENT CONSUMPTION					
Receiver current	Data conversion state	< 550			uA
	PRF wait state	< 40			uA
	Software sleep state	< 2			uA
TX LED current	Normal operation	20			uA
	Software turnoff mode	< 0.1			uA
DIGITAL INPUTS					
High-level input voltage		0.8* IO_SUP		IO_SUP	V
Low-level input voltage		0		0.2* IO_SUP	V
DIGITAL OUTPUTS					
High-level output voltage		IO_SUP			V
Low-level output voltage		0			V

(1) PRF refers to the rate at which samples from each of the four phases are output from the AFE.

(2) $I_{tx} = 25mA * 32\mu S / 40mS = 20uA$

TYHX CONFIDENTIAL



Typical Characteristics

@ T = 25°C, TX_SUP=4.0V, VDDA = 3.3V, PRF = 25Hz, LED on time = 32uS, Rf = 150K, Cf is adjusted to keep the TIA time constant at 1/10th of the sample time(same to led on time), SNR (dBFS) = noise referred to full-scale range of 1.8V, noise integrated from 1 Hz to Nyquist (= PRF / 2).




Figure 3. Typical HRM power consumption vs LED driver current




Figure 4. Dynamic Range vs Different OSR




Figure 5. Receiver SNR vs Different TIA Gain Settings




Figure 6. Receiver Input-Referred Noise Current vs Different TIA Gain Settings




Figure 7. 7bits control offset IDAC output current




Figure 8. Wrist PPG waveform under typical HRM setting@ average 65uA



Typical Characteristics(continued)

@ T = 25°C, TX_SUP=4.0V, VDDA = 3.3V, PRF = 25Hz, LED on time = 32 μ S, Rf = 150K, Cf is adjusted to keep the TIA time constant at 1/10th of the sample time(same to led on time), SNR (dBFS) = noise referred to full-scale range of 1.8V, noise integrated from 1 Hz to Nyquist (= PRF / 2).




Figure 9. Transmitter Current Linearity




Figure 10. LED Current vs Transmitter Headroom Voltage




Figure 11. 32KHz Internal Oscillator Frequency vs Temperature on a Typical Unit




Figure 12. 4MHz Internal Oscillator Frequency vs Temperature on a Typical Unit



Detailed Description

Overview

HX3690Q internally integrates transmitter and receiver for optical heart rate monitoring and pulse oxygen saturation measurement applications. The system is characterized by a parameter called pulse repetition frequency (PRF), which determines the repetition period of the operation sequence. Each cycle of PRF generates four 21 bit digital samples at the output of AFE, and each sample is stored in a separate register.

Functional Block Diagram




Figure 13. Functional Block Diagram

Digital State Machine Diagram

State machine is a synchronous interface for interactive data between digital and analog. PRF is determined by 32K CLK, and all timings are connected with CLK_4m synchronous, completing four modes: 1 **sleep mode**, which configured by register SLEEP_EN, power consumption less than 2uA. 2 **data conversion mode**. 3 **PRF wait mode**.




Figure 14. Chip State machine diagram



TIA or Integrator

The receiver input pins (INP, INN) are meant to be connected differentially to a photodiode. The signal current from the photodiode is converted to a differential voltage using a transimpedance amplifier (TIA, when SW1 close) or a Integrator(when SW1 open), SW1 is set by register **0X60**. The TIA gain is set by its feedback resistor (Rf) and can be programmed through register **0x2C~0x2F**. The DC Offset IDAC current is used to cancellation DC part in signal. The signal chain is kept fully differential throughout the receiver channel in order to enable excellent rejection of common-mode noise as well as noise on power supplies.




Figure 15. PPG signal Input circuit

TIA or Integrator Setting

TIA MODE : $VOUT = Vout_P - Vout_N = 2 \times (I_signal - I_offset) \times Rf$. The feedback resistor register is **0x2C~0x2F**;

Offset IDAC

A typical optical heart-rate signal has a DC component and an AC component. Higher integrator gain can maximize the output AC signal. In order to eliminate the influence of DC level on the allowable AC signal gain, a current digital to analog converter (IDAC) is placed at the input of the device. By setting the programmable cancellation current (based on the DC current signal level), the effective signal obtained by the integrator can be reduced significantly. In each of the four phases of operation, the cancellation current is automatically presented to the input of the integrator. The ability to set different cancellation current in each of the four phases can be used to eliminate the ambient current in the ambient phase. During the LED on phase, this function can be used to offset the sum of ambient current and DC current of heart rate signal.




Figure 16. Offset IDAC



LED Driver

The device has one internal current DAC with 8bits output current control. The DAC output current control through register **0x33** to **0x33** for phase1 to phase4.




Figure 17. LED driver circuit

Analog-to-Digital Converter (ADC)

The HX3690Q has a two-stage one bit sigma delta ADC that provides a maximum 21 bit representation of the current from the photodiode. ADC has configurable over sample rate(OSR) through register 0X18/0x19. ADC code corresponding to various sampling phases can be read from 24 bit registers(0X03~0X0E) in unipolar direct binary format. The ADC full-scale input range is ± 1.8 V ,spanning bit20 to bit0. The mapping of ADC input voltage to the ADC code is shown in table below.

ADC over sample rate = 2048

DIFFERENTIAL INPUT VOLTAGE AT ADC INPUT(Vout_p –Vout_n)	24-BIT ADC OUTPUT CODE (Binary)	24-BIT ADC OUTPUT CODE (Decimalism)
- 1.8V	0000 0000 0000 0000 0000 0000	0
0	0000 1111 1111 1100 0011 0000	1047600
+1.8V	0001 1111 1110 1000 1100 0011	2094179

ADC over sample rate = 1024

DIFFERENTIAL INPUT VOLTAGE AT ADC INPUT(Vout_p –Vout_n)	24-BIT ADC OUTPUT CODE (Binary)	24-BIT ADC OUTPUT CODE (Decimalism)
- 1.8V	0000 0000 0000 0000 0000 0000	0
0	0000 0100 0000 0000 0000 0000	262144
+1.8V	0000 0111 1111 1110 1111 1110	524030

ADC over sample rate = 512

DIFFERENTIAL INPUT VOLTAGE AT ADC INPUT(Vout_p –Vout_n)	24-BIT ADC OUTPUT CODE (Binary)	24-BIT ADC OUTPUT CODE (Decimalism)
- 1.8V	0000 0000 0000 0000 0000 0000	0
0	0000 0000 1111 1110 0000 0001	65025
+1.8V	0000 0010 0000 0000 1011 1011	131259

ADC over sample rate = 256

DIFFERENTIAL INPUT VOLTAGE AT ADC INPUT(Vout_p –Vout_n)	24-BIT ADC OUTPUT CODE (Binary)	24-BIT ADC OUTPUT CODE (Decimalism)
- 1.8V	0000 0000 0000 0000 0000 0000	0
0	0000 0000 0011 1111 1000 0000	16256
+1.8V	0000 0000 1000 0000 1000 0000	32896

ADC over sample rate = 128

DIFFERENTIAL INPUT VOLTAGE AT ADC INPUT(Vout_p –Vout_n)	24-BIT ADC OUTPUT CODE (Binary)	24-BIT ADC OUTPUT CODE (Decimalism)
- 1.8V	0000 0000 0000 0000 0000 0000	0
0	0000 0000 0000 1111 1100 0000	4032
+1.8V	0000 0000 0010 0000 0100 0000	8256



Digital Interface

I2C Data format

The I2C bus protocol was developed by Philips (now NXP). The device supports the standard writing and reading protocol. The 7-bit device address is 0x44. The register index will automatically increase by 1 after the addressed register has been accessed (read or write). And the format is shown as following:

A Acknowledge (0)

P Stop Condition


R Read (1)

S Start Condition


W Write (0)

Sr Repeated Start Condition

- Master-to-Slave
□ Slave-to-Master



I2C Write Register Data



I2C Read Register Data

Figure18. I2C Data Format Diagram



I2C Electrical Characteristics

Table 2 Electrical Characteristics

PARAMETER	SYMBOL	STANDARD-MODE		FAST-MODE		UNIT
		MIN	MAX	MIN	MAX	
LOW level input voltage: fixed input levels (IO_SUP =1.8V)	VIL	0.5	0.54	n/a	n/a	V
			0.3 IO_SUP	0.5	0.3 IO_SUP	
HIGH level input voltage: fixed input levels (IO_SUP =1.8V)	VIH	1.26	n/a	1.26	n/a	V
		0.7 IO_SUP	Note ⁽²⁾	0.7 IO_SUP	Note ⁽²⁾	
Hysteresis of Schmitt trigger inputs: IO_SUP > 2 V IO_SUP < 2 V	Vhys	n/a	n/a	0.05Vbus	–	V
		n/a	n/a	0.1Vbus	–	
LOW level output voltage (open drain or open collector) at 3 mA sink current: IO_SUP > 2 V IO_SUP < 2 V	VOL1	0	0.4	0	0.4	V
	VOL2	n/a	n/a	0	0.2 IO_SUP	
Output fall time from VIHmin to VILmax with a bus capacitance from 10 pF to 400 pF	tof	–	250 ⁽⁴⁾	20+0.1 Cb ⁽³⁾	250 ⁽⁴⁾	ns
Pulse width of spikes which must be suppressed by the input filter	tSP	n/a	n/a	0	50	ns
Input current each I/O pin with an input voltage between 0.1VDD and 0.9VDDmax	Ii	-10	10	-10 ⁽⁵⁾	10 ⁽⁵⁾	A
Capacitance for each I/O pin	Ci	–	10	–	10	pF

Notes

1.Devices that use non-standard supply voltage switch don't conform to the intended I2C-bus system levels must relate input levels to the VDD voltage to which the pull-up resistors Rp are connected.

2.Maximum VIH = VDDmax + 0.5V.

3.Cb = capacitance of one bus line in pF.

4.The maximum tf for the SDA and SCL bus lines quoted in Table(300ns) is longer than the specified maximum t_{of} for the output stages (250 ns). This allows series protection resistors (Rs) to be connected between the SDA/SCL pins and the SDA/SCL bus lines without exceeding the maximum specified tf.

5.I/O pins of Fast-mode devices must not obstruct the SDA and SCL lines if VDD is switched off.

n/a = not applicable

**I2C Timing**

The I2C Timing is as following figure:




Figure 19. I²C Timing

Table 3 I²C Timing Parameters⁽¹⁾

PARAMETER	SYMBOL	STANDARD-MODE		FAST-MODE		UNIT
		MIN	MAX	MIN	MAX	
SCL clock frequency	f_{SCL}	0	100	0	400	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated	$t_{HD;STA}$	4.0	—	0.6	—	us
LOW period of the SCL clock	t_{LOW}	4.7	—	1.3	—	us
HIGH period of the SCL clock	t_{HIGH}	4.0	—	0.6	—	us
Set-up time for a repeated START condition	$t_{SU;STA}$	4.7	—	0.6	—	us
Data hold time	$t_{HD;DAT}$	0 ⁽²⁾	3.45 ⁽³⁾	0 ⁽²⁾	0.9 ⁽³⁾	us
Data set-up time	$t_{SU;DAT}$	250	—	100 ⁽⁴⁾	—	ns
Rise time of both SDA and SCL signals	t_r	—	1000	$20+0.1C_b^{(5)}$	300	ns
Fall time of both SDA and SCL signals	t_f	—	300	$20+0.1C_b^{(5)}$	300	ns
Set-up time for STOP condition	$t_{SU;STO}$	4.0	—	0.6	—	us
Bus free time between a STOP and START condition	t_{BUF}	4.7	—	1.3	—	us
Capacitive load for each bus line	C_b	—	400	—	400	pF

Notes

- 1.All values referred to V_{IHmin} and V_{ILmax} levels (see Table2).
- 2.A device must internally provide a hold time of at least 300ns for the SDA signal(referred to the V_{IHmin} of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- 3.The maximum $t_{HD;DAT}$ has only to be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal.
- 4.A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement $t_{SU;DAT} \geq 250$ ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $t_r \max + t_{SU;DAT} = 1000 + 250 = 1250$ ns (according to the Standard-mode I2C-bus specification) before the SCL line is released.
5. C_b =total capacitance of one bus line in pF. If mixed with Hs-mode devices, faster fall-times according to Table2 are allowed.

Note: n/a = not applicable



Registers

Registers List

Address	Name	R/W	Function	Default
0x00	ID	RO	RA_PART_ID	0x69
0x01	REV_ID	RO	RA_REV_ID	0x22
0x02	SLEEP_EN	RW	Chip Sleep Function Enable	0x30
0x03	PHASE1_DATA	RO	Phase1_data [7:0]	0x00
0x04		RO	Phase1_data [15:8]	0x00
0x05		RO	Phase1_data [23:16]	0x00
0x06	PHASE3_DATA	RO	Phase3_data [7:0]	0x00
0x07		RO	Phase3_data [15:8]	0x00
0x08		RO	Phase3_data [23:16]	0x00
0x09	PHASE4_DATA	RO	Phase4_data [7:0]	0x00
0x0A		RO	Phase4_data [15:8]	0x00
0x0B		RO	Phase4_data [23:16]	0x00
0x0C	PHASE2_DATA	RO	Phase2_data [7:0]	0x00
0x0D		RO	Phase2_data [15:8]	0x00
0x0E		RO	Phase2_data [23:16]	0x00
0x0F	AFE_CFG1	RW	Data read lock configuration	0x00
0x12	FIFO_CFG1	RW	FIFO configuration Related	0x18
0x13	FIFO_CFG2	RW	FIFO configuration Related	0x32
0x14	FIFO_CFG3	RO	FIFO configuration Related	0x00
0x15	FIFO_DATA	RO	FIFO_Data_Out[7:0]	0x00
0x16		RO	FIFO_Data_Out [15:8]	0x00
0x17		RO	FIFO_Data_Out [23:16]	0x00
0x18	PHASE1/3_EN	RW	Phase1 and Phase3 enable and ADC OSR	0x33
0x19	PHASE2/4_EN	RW	Phase2 and Phase4 enable and ADC OSR	0x33
0x1A	PRF_CFG	RW	PRF cycle configuration [7:0]	0x00
0x1B		RW	PRF cycle configuration [15:8]	0x05
0x1C		RW	PRF cycle configuration [23:16]	0x00
0x1D	PHASE2/3	RW	Phase2/3_PRF_Interval	0x18
0x1E	AFE_TIMING1	RW	AFE_RST_cycle_sel	0x18
0x1F	AFE_TIMING2	RW	LED on time and enable phase select	0x3f
0x20	INT_CFG1	RW	INT configuration Related	0x03
0x21	INT_CFG2	RW	INT configuration Related	0x00
0x22	INT_CFG3	RW	INT configuration Related	0x00
0x23	INT_CFG4	RW	INT configuration Related	0x00
0x24	INT_CFG5	RW	INT configuration Related	0x01
0x25	INT_CFG6	RW	INT configuration Related	0x00
0x26	AFE_TIMING4	RW	Init_wait_delay_sel	0x0e
0x27	AFE_TIMING5	RW	Phase1/phase2 in PRF average	0x00
0x28	AFE_TIMING6	RW	Phase3/phase4 in PRF average	0x00
0x29	AFE_TIMING7	RW	Phase1/2/3/4 in PRF copy average	0x00
0x2C	PHASE1_RESCFG	RW	Phase1 TIA feedback resister configuration	0x04
0x2D	PHASE3_RESCFG	RW	Phase3 TIA feedback resister configuration	0x04
0x2E	PHASE4_RESCFG	RW	Phase4 TIA feedback resister configuration	0x04
0x2F	PHASE2_RESCFG	RW	Phase2 TIA feedback resister configuration	0x04
0x30	PHASE1_LEDDR	RW	Phase1 LED driver current configuration	0x80
0x31	PHASE3_LEDDR	RW	Phase3 LED driver current configuration	0x80
0x32	PHASE4_LEDDR	RW	Phase4 LED driver current configuration	0x80
0x33	PHASE2_LEDDR	RW	Phase2 LED driver current configuration	0x80
0x34	PHASE1_COMPONENTS_SEL	RW	Phase1 LED driver and external PD input	0x11
0x35	PHASE3_COMPONENTS_SEL	RW	Phase3 LED driver and external PD input	0x12
0x36	PHASE4_COMPONENTS_SEL	RW	Phase4 LED driver and external PD input	0x14
0x37	PHASE2_COMPONENTS_SEL	RW	Phase2 LED driver and external PD input	0x10



0x38	PHASE1_OFFSET_CFG	RW	Phase1 input offset IDAC configuration	0x00
0x39	PHASE3_OFFSET_CFG	RW	Phase3 input offset IDAC configuration	0x00
0x3A	PHASE4_OFFSET_CFG	RW	Phase4 input offset IDAC configuration	0x00
0x3B	PHASE2_OFFSET_CFG	RW	Phase2 input offset IDAC configuration	0x00
0x3C	PHASE1/3_AVG_CFG	RW	Phase1 and Phase3 average data number	0x00
0x3D	PHASE2/4_AVG_CFG	RW	Phase2 and Phase4 average data number	0x00
0x60	AFE_CFG1	RW	TIA and Integrator mode configuration and LED driver range configuration	0x8A
0x66	OFFSET_IDAC_CFG1	RW	Offset IDAC setting	0x91
0x69	RC_FLT_BP_EN	RW	RC filter bypass enable	0x30
0x6A	LOW_POWER_CFG	RW	Chip low power mode configuration	0x00

Register Description**Register(0x00)**

Address	Type	Default	Name	BIT	Default	Description
0x00	RO	0x69	Device_ID	7:0	69	HX3690Q chip ID

Register(0x01)

Address	Type	Default	Name	BIT	Default	Description
0x01	RO	0x22	Rev_ID	7:0	22	HX3690Q chip reversion ID

Register(0x02)

Address	Type	Default	Name	BIT	Default	Description
0x02	RW	0x30	Reserved	7:1	30	Reserved
			SLEEP_EN	0	0	1 : Power down 0 : Power on

Register(0x03,0x04,0x05)

Address	Type	Default	Name	BIT	Default	Description
0x03	RO	0x00	PS1_data1_out[7:0]	7:0	00	Phase1 data bits<7:0>
0x04	RO	0x00	PS1_data1_out[15:8]	15:8	00	Phase1 data bits<15:8>
0x05	RO	0x00	PS1_data1_out[19:16]	20:16	00	Phase1 data bits<20:16>

Register(0x06,0x07,0x08)

Address	Type	Default	Name	BIT	Default	Description
0x06	RO	0x00	PS3_data1_out[7:0]	7:0	00	Phase3 data bits<7:0>
0x07	RO	0x00	PS3_data1_out[15:8]	15:8	00	Phase3 data bits<15:8>
0x08	RO	0x00	PS3_data1_out[19:16]	20:16	00	Phase3 data bits<20:16>

Register(0x09,0x0A,0x0B)

Address	Type	Default	Name	BIT	Default	Description
0x09	RO	0x00	PS4_data1_out[7:0]	7:0	00	Phase4 data bits<7:0>
0x0A	RO	0x00	PS4_data1_out[15:8]	15:8	00	Phase4 data bits<15:8>
0x0B	RO	0x00	PS4_data1_out[19:16]	20:16	00	Phase4 data bits<20:16>

Register(0x0C,0x0D,0x0E)

Address	Type	Default	Name	BIT	Default	Description
0x0C	RO	0x00	PS2_data1_out[7:0]	7:0	00	Phase2 data bits<7:0>
0x0D	RO	0x00	PS2_data1_out[15:8]	15:8	00	Phase2 data bits<15:8>
0x0E	RO	0x00	PS2_data1_out[19:16]	20:16	00	Phase2 data bits<20:16>

**Register(0x12)**

Address	Type	Default	Name	BIT	Default	Description
0x12	RW	0x18	Reserved	7:6	0	Reserved
			FIFO watermark	5:0	18	Range 0~64 , used to set the number for FIFO almost full interrupt

Register(0x13)

Address	Type	Default	Name	BIT	Default	Description
0x13	RW	0x32	FIFO data sel	7:4	3	Select the data to store into the FIFO
			FIFO int clear mode sel	3:2	0	FIFO interrupt clear mode selection
			FIFO mode sel	1:0	2	FIFO work mode selection

Register(0x15,0x16,0x17)

Address	Type	Default	Name	BIT	Default	Description
0x15	RO	0x00	FIFO_data_out[7:0]	7:0	00	FIFO data bits<7:0>
0x16	RO	0x00	FIFO_data_out[15:8]	15:8	00	FIFO data bits<15:8>
0x17	RO	0x00	FIFO_data_out[23:16]	23:16	00	FIFO data bits<23:16>

Register(0x18)

Address	Type	Default	Name	BIT	Default	Description
0x18	RW	0x33	PS3_EN	7	0	Phase3 enable
			PS3 ADC OSR	6:4	3	Phase3 ADC over sample rate configuration
			PS1_EN	3	0	Phase1 enable
			PS1 ADC OSR	2:0	3	Phase1 ADC over sample rate configuration

Register(0x19)

Address	Type	Default	Name	BIT	Default	Description
0x19	RW	0x33	PS2_EN	7	0	Phase2 enable
			PS2 ADC OSR	6:4	3	Phase2 ADC over sample rate configuration
			PS4_EN	3	0	Phase4 enable
			PS4 ADC OSR	2:0	3	Phase4 ADC over sample rate configuration

Register(0x1A,0x1B,0x1C)

Address	Type	Default	Name	BIT	Default	Description
0x1A	RW	0x00	PRF [7:0]	7:0	00	PRF configuration bits<7:0>
0x1B	RW	0x05	PRF [15:8]	15:8	05	PRF configuration bits<15:8>
0x1C	RW	0x00	PRF [23:16]	23:16	00	PRF configuration bits<23:16>

Register(0x1D)

Address	Type	Default	Name	BIT	Default	Description
0x1D	RW	0x18	PS3/4 INTERVAL	7:0	18	Phase3/4 conversion interval of PRF

**Register(0x1E)**

Address	Type	Default	Name	BIT	Default	Description
0x1E	RW	0x18	Reserved	7:6	0	Reserved
			TIA_RESET_CLK	5:3	3	AFE_RST width
			Reserved	2:0	0	Reserved

Register(0x1F)

Address	Type	Default	Name	BIT	Default	Description
0x1F	RW	0x3f	Reserved	7	0	Reserved
	RW		LED_ON	6:4	3	LED on time configuration
	RW		PS1 LED EN	3	1	Phase1 LED driver enable
	RW		PS3 LED EN	2	1	Phase3 LED driver enable
	RW		PS4 LED EN	1	1	Phase4 LED driver enable
	RW		PS2 LED EN	0	1	Phase2 LED driver enable

Register(0x20)

Address	Type	Default	Name	BIT	Default	Description
0x20	RW	0x03	Rddata_clr_all_int_en	7	0	The selection of clear interrupt
	RW		Int_width	6:0	3	Set pulse width of the INT_N pin

Register(0x21)

Address	Type	Default	Name	BIT	Default	Description
0x21	RO	0x00	PS1_data_rdy_int	7	0	PS1 conversion interrupt
	RO		PS3_data_rdy_int	6	0	PS3 conversion interrupt
	RO		PS4_data_rdy_int	5	0	PS4 conversion interrupt
	RO		PS2_data_rdy_int	4	0	PS2 conversion interrupt
	RO		Reserve	3:0	0	Reserve

Register(0x22)

Address	Type	Default	Name	BIT	Default	Description
0x22	RO	0x00	Full_int	7	0	Fifo full interrupt
	RO		Empty_int	6	0	Empty_int interrupt
	RO		Almost_full_int	5	0	Almost_full_int interrupt
	RO		Overflow_int	4	0	Overflow_int interrupt
	RO		Underflow_int	3	0	Underflow_int interrupt
	RO		Stream_drop_int	2	0	Stream_drop_int interrupt
	RO		I2c_rd_timeout_int	1	0	I2c_rd_timeout_int interrupt
	RO		Prf_cnt_over_int	0	0	Prf_cnt_over interrupt

**Register(0x23)**

Address	Type	Default	Name	BIT	Default	Description
0x23	RW	0x00	PS1_data_rdy_int_en	7	0	PS1 conversion interrupt enable
	RW		PS3_data_rdy_int_en	6	0	PS3 conversion interrupt enable
	RW		PS4_data_rdy_int_en	5	0	PS4 conversion interrupt enable
	RW		PS2_data_rdy_int_en	4	0	PS2 conversion interrupt enable
	RW		Reserve	3:0	0	Reserve

Register(0x24)

Address	Type	Default	Name	BIT	Default	Description
0x24	RO	0x00	Full_int_en	7	0	Fifo full interrupt enable
	RO		Empty_int_en	6	0	Empty_int interrupt enable
	RO		Almost_full_int_en	5	0	Almost_full_int interrupt enable
	RO		Overflow_int_en	4	0	Overflow_int interrupt enable
	RO		Underflow_int_en	3	0	Underflow_int interrupt enable
	RO		Stream_drop_int_en	2	0	Stream_drop_int interrupt enable
	RO		I2c_rd_timeout_int_en	1	0	I2c_rd_timeout_int interrupt enable
	RO		Prf_cnt_over_int_en	0	0	Prf_cnt_over interrupt enable

Register(0x25)

Address	Type	Default	Name	BIT	Default	Description
0x25	RW	0x00	PS1_int_clr_mode_i2c	7:6	0	Clear mode of phase1 interrupt
	RW		PS3_int_clr_mode_i2c	5:4	0	Clear mode of phase3 interrupt
	RW		PS4_int_clr_mode_i2c	3:2	0	Clear mode of phase4 interrupt
	RW		PS2_int_clr_mode_i2c	1:0	0	Clear mode of phase3 interrupt

Register(0x26)

Address	Type	Default	Name	BIT	Default	Description
0x26	RW	0x0e	Reserved	7	0	Reserved
	RW		Init_wait_delay_sel	6:4	0	Settle time before PS1 conversion
	RW		PS1_offset_idac_en	3	1	Phase1 offset idac enable
	RW		PS3_offset_idac_en	2	1	Phase3 offset idac enable
	RW		PS4_offset_idac_en	1	1	Phase4 offset idac enable
	RW		PS2_offset_idac_en	0	1	Phase2 offset idac enable

Register(0x27)

Address	Type	Default	Name	BIT	Default	Description
0x27	RO	0x00	Reserved	7	0	Reserved
	RW		PS2_inner_avg_sel_i2c	6:4	0	Phase2 in prf inner average select
	RW		Reserved	3	0	Reserved
	RW		PS1_inner_avg_sel_i2c	2:0	0	Phase1 in prf inner average select

**Register(0x28)**

Address	Type	Default	Name	BIT	Default	Description
0x28	RO	0x00	Reserved	7	0	Reserved
	RW		PS4_inner_avg_sel_i2c	6:4	0	Phase4 in prf inner average select
	RW		Reserved	3	0	Reserved
	RW		PS3_inner_avg_sel_i2c	2:0	0	Phase3 in prf inner average select

Register(0x29)

Address	Type	Default	Name	BIT	Default	Description
0x29	RW	0x00	CIC_EN	7	0	Digital filter CIC mode enable
	RW		CIC_BITS2_EN	6	0	Digital filter CIC mode count from bits2 enable
	RW		PPG_samp_delay_sel_i2c	5:4	0	Led en to sample en delay in 4M clk number
	RW		Reserved	3	0	Reserved
	RW		Outer_avg_num_sel_i2c	2:0	0	Phase 1/2/3/4 in prf copy average time

Register(0x2C)

Address	Type	Default	Name	BIT	Default	Description
0x2C	RO	0x04	Reserved	7:3	0	Reserved
	RW		PS1_TIA_RES	2:0	4	Phase1 TIA resister configuration

Register(0x2D)

Address	Type	Default	Name	BIT	Default	Description
0x2D	RO	0x04	Reserved	7:3	0	Reserved
	RW		PS3_TIA_RES	2:0	4	Phase3 TIA resister configuration

Register(0x2E)

Address	Type	Default	Name	BIT	Default	Description
0x2E	RO	0x04	Reserved	7:3	0	Reserved
	RW		PS4_TIA_RES	2:0	4	Phase4 TIA resister configuration

Register(0x2F)

Address	Type	Default	Name	BIT	Default	Description
0x2F	RO	0x04	Reserved	7:3	0	Reserved
	RW		PS2_TIA_RES	2:0	4	Phase2 TIA resister configuration

Register(0x30)

Address	Type	Default	Name	BIT	Default	Description
0x30	RW	0x80	PS1_leddr_cfg	7:0	80	Phase1 LED driver current

**Register(0x31)**

Address	Type	Default	Name	BIT	Default	Description
0x31	RW	0x80	PS3_leddr_cfg	7:0	80	Phase3 LED driver current

Register(0x32)

Address	Type	Default	Name	BIT	Default	Description
0x32	RW	0x80	PS4_leddr_cfg	7:0	80	Phase4 LED driver current

Register(0x33)

Address	Type	Default	Name	BIT	Default	Description
0x33	RW	0x80	PS2_leddr_cfg	7:0	80	Phase2 LED driver current

Register(0x34)

Address	Type	Default	Name	BIT	Default	Description
0x34	RW	0x11	Reserved	7	0	Reserved
	RW		PS1_input_sel	6:4	1	Phase1 external PD select
	RW		PS1_LDR_sel	3:0	1	Phase1 LED driver select

Register(0x35)

Address	Type	Default	Name	BIT	Default	Description
0x35	RW	0x12	Reserved	7	0	Reserved
	RW		PS3_input_sel	6:4	1	Phase3 external PD select
	RW		PS3_LDR_sel	3:0	1	Phase3 LED driver select

Register(0x36)

Address	Type	Default	Name	BIT	Default	Description
0x36	RW	0x14	Reserved	7	0	Reserved
	RW		PS4_input_sel	6:4	1	Phase4 external PD select
	RW		PS4_LDR_sel	3:0	1	Phase4 LED driver select

Register(0x37)

Address	Type	Default	Name	BIT	Default	Description
0x37	RW	0x10	Reserved	7	0	Reserved
	RW		PS2_input_sel	6:4	1	Phase2 external PD select
	RW		PS2_LDR_sel	3:0	1	Phase2 LED driver select

Register(0x38)

Address	Type	Default	Name	BIT	Default	Description
0x38	RW	0x00	Reserved	7	0	Reserved
	RW		PS1_offset_idac_cfg	6:0	0	Phase1 Offset IDAC configuration

**Register(0x39)**

Address	Type	Default	Name	BIT	Default	Description
0x39	RW	0x00	Reserved	7	0	Reserved
	RW		PS3_offset_idac_cfg	6:0	0	Phase3 Offset IDAC configuration

Register(0x3A)

Address	Type	Default	Name	BIT	Default	Description
0x3A	RW	0x00	Reserved	7	0	Reserved
	RW		PS4_offset_idac_cfg	6:0	0	Phase4 Offset IDAC configuration

Register(0x3B)

Address	Type	Default	Name	BIT	Default	Description
0x3B	RW	0x00	Reserved	7	0	Reserved
	RW		PS2_offset_idac_cfg	6:0	0	Phase2 Offset IDAC configuration

Register(0x3C)

Address	Type	Default	Name	BIT	Default	Description
0x3C	RW	0x00	Reserved	7	0	Reserved
	RW		PS1_AVERAGE_ADC_OUT	6:4	0	Phase1 ADC average output
	RW		Reserved	4	0	Reserved
	RW		PS3_AVERAGE_ADC_OUT	3:0	0	Phase3 ADC average output

Register(0x3D)

Address	Type	Default	Name	BIT	Default	Description
0x3D	RW	0x00	Reserved	7	0	Reserved
	RW		PS4_AVERAGE_ADC_OUT	6:4	0	Phase4 ADC average output
	RW		Reserved	4	0	Reserved
	RW		PS2_AVERAGE_ADC_OUT	3:0	0	Phase2 ADC average output

Register(0x60)

Address	Type	Default	Name	BIT	Default	Description
0x60	RW	0x8a	Reserved	7:6	2	Reserved
	RW		Reserved	5:4	0	Reserved
	RW		Reserved	3:2	2	Reserved
	RW		TIA_INTEGRATOR	1	1	TIA or integrator mode configuration

**Register(0x66)**

Address	Type	Default	Name	BIT	Default	Description
0x66	RW	0x91	Reserved	7:4	0	Reserved
	RW		OFFSET_IDAC_POL	3	0	Offset idac output polarity select
	RW		Reserved	2	0	Reserved
	RW		OFFSET_IDAC1_EN	1	1	Offset IDAC1 enable range 0~32uA
	RW		OFFSET_IDAC2_EN	0	0	Offset IDAC2 enable range 0~32uA

Register(0x6A)

Address	Type	Default	Name	BIT	Default	Description
0x6A	RW	0x00	Reserved	7:2	0	Reserved
	RW		Low power enable	1	0	Low power mode enable
	RW		Reserved	0	0	Reserved

TYHX CONFIDENTIAL

**Application Information****Reference Schematic**

A typical I2C interface application Schematic Diagram and Typical SPI Interface Application Schematic Diagram for HX3690Q is

shown in 11 Figure 1. The I²C signals and the Interrupt are open-drain outputs and require pull-up resistor (Rp). It is recommended use 10 kΩ resistor when running at 400kbps.

DEVICE NAME	Value	Description
LDO	2.7~3.6 V	Low noise
R0	0 Ω	
R1	10 K Ω	
R2	10 K Ω	
C0	4.7 uF	
C1	1 uF	
C3	10 uF	





Figure 19 Typical I2C Interface Application Schematic Diagram

Notes: When the chip is powered off (VDDA=0V), the SWITCH must be turned off

**Package Information****Mechanical Dimension**

SYMBOL	MILLIMETER		
	MIN	MON	MAX
A	0.45	0.55	0.65
A1		0.02	0.05
b	0.18	0.25	0.3
c	0.18	0.2	0.25
D	2.9	3	3.1
D2	1.55	1.65	1.75
e	0.5BSC		
Ne	1.5BSC		
Nd	1.5BSC		
E	2.9	3	3.1
E2	1.55	1.65	1.75
L	0.35	0.4	0.45
h	0.25	0.3	0.35



Recommended PCB Pad Layout




Figure 20. Mounting layout

Soldering Information

HX3690Q has been tested and has demonstrated an ability to be reflow soldered to a PCB substrate. The process, equipment and materials used in these test are detailed below. The reflow soldering profile describes the expect maximum heat exposure of components during the reflow soldering process. Temperature is measured on top of components. The soldering process should be limited to a maximum of three phases according to this reflow soldering profile.




Figure21. HX3690Q Reflow Profile Graph

The detail parameters are listed in the following table:

Table 4 Reflow Soldering Profile Parameters

	Peak temperature (Tpeak)	250°C; Max 5sec
Pre-Heat	Temperature min (Tmin)	150°C; 2°C/Sec
	Temperature max(Tmax)	150-217°C; 100S to 180S
	P2: (T min to max)	90-110s
Time maintain above	Temperature (Treflow)	217 °C
	Time (P3)	60-90sec
	R3 Slope (from 217°C to peak)	2°C/sec(typ) to 2.5°C/sec(max)
	R4 Slope (from peak to 217°C)	1.5°C/sec(typ) to 4°C/sec(max)
	Time to peak temperature	480s Max
	Cooling down slope (peak to 217°C)	2-4°C/sec

Carrier Drawing




Figure 22. Carrier Drawing




Figure 23. Unit Orientation

The Maximum capacity of one packing box: One Inner packing box = 1000PCS

Note: The Tape and Reel packing with vacuum pack is 1 year storage available @25°C, 50%RH.